Apparatuses and methods for multiple row hammer refresh address sequences

ABSTRACT

Embodiments of the disclosure are drawn to apparatuses and methods for generating multiple row hammer address refresh sequences. An example apparatus may include an address scrambler and a refresh control circuit. The address scrambler may receive a first address, output a second address in response to a first control signal, and output a third address in response to a second control signal. The second address may physically adjacent to the first address and the third address may physically adjacent to the second address. The refresh control circuit may perform a refresh operation on the second address when the first control signal is active and perform the refresh operation on the third address when the second control signal is active.

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a divisional of U.S. patent application Ser. No. 16/012,679 filed Jun. 19, 2018. The aforementioned application is incorporated herein by reference, in its entirety, for any purpose.

BACKGROUND

This disclosure relates generally to semiconductor devices, and more specifically to semiconductor memory devices. In particular, the disclosure relates to volatile memory, such as dynamic random access memory (DRAM). Information may be stored in the memory as charge accumulated in capacitors acting as memory cells, which will decay overtime unless periodically refreshed.

As memory components have decreased in size, the density of memory cells has greatly increased. Repeated access to a particular memory cell, or group of memory cells (often referred to as a ‘row hammer’) may cause an increased rate of data degradation in nearby memory cells. It may be desirable to identify and refresh memory cells affected by the row hammer.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a semiconductor device according to an embodiment of the present disclosure.

FIG. 2 is a block diagram of a row decoder according to an embodiment of the present disclosure.

FIG. 3 is a block diagram of a refresh address control circuit according to an embodiment of the present disclosure.

FIG. 4 is a block diagram of a refresh cycle generator according to an embodiment of the present disclosure.

FIG. 5 is a block diagram of a second refresh cycle generator according to an embodiment of the present disclosure.

FIG. 6 is a timing chart showing signals produced during operation of a refresh cycle generator according to an embodiment of the present disclosure.

FIG. 7 is a flow chart of a method of generation of multiple refresh addresses based on row hammer address according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

The following description of certain embodiments is merely exemplary in nature and is in no way intended to limit the invention or its applications or uses. In the following detailed description of embodiments of the present systems and methods, reference is made to the accompanying drawings which form a part hereof, and which are shown by way of illustration specific embodiments in which the described systems and methods may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice presently disclosed systems and methods, and it is to be understood that other embodiments may be utilized and that structural and logical changes may be made without departing from the spirit and scope of the disclosure. Moreover, for the purpose of clarity, detailed descriptions of certain features will not be discussed when they would be apparent to those with skill in the art so as not to obscure the description of embodiments of the disclosure. The following detailed description is therefore not to be taken in a limiting sense, and the scope of the disclosure is defined only by the appended claims.

The present disclosure is related to apparatuses and methods for refreshing different memory cells (or different groups of memory cells) affected by a row hammer. The memory cell which is being hammered may be referred to as an aggressor row (or aggressor address). The memory cell(s) which are being affected by the aggressor row may be referred to as victim rows (or victim addresses). Methods to mitigate row hammer effects may refresh victim rows which are adjacent to the aggressor row. However, victim rows may also exist which are not adjacent to the aggressor row.

The present disclosure provides for separately refreshing different victim rows (or groups of victim rows) each of which may have a different relationship to the aggressor address. The relationship that victim rows have to the aggressor row may be based on a physical relationship (e.g., distance or location) of the refreshed groups with respect to the aggressor row.

Different victim rows may experience the row hammer effect to different degrees. For example, one victim row may degrade faster than a different victim row. The degrees to which different victim rows are affected by the row hammer effect may be based on their relationship to the hammer row. For example, an adjacent victim row may undergo more rapid data degradation than a more distant victim row. For this reason, it may be desirable to refresh different victim rows at different rates.

FIG. 1 is a block diagram showing an overall configuration of a semiconductor device 10 according to at least one embodiment of the disclosure.

The semiconductor device 10 may include a synchronous DRAM (SDRAM), for example, a Double Data Rate 4 (DDR4) type integrated on a single semiconductor chip. The semiconductor device 10 may include a memory cell array 11 that is provided with a plurality of word lines WL and a plurality of bit lines BL and has a configuration in which memory cells MC are disposed at the intersections of the plurality of wordlines and the plurality of bitlines. Selection of the word lines WL is carried out by a row decoder 12, and selection of bit lines BL is carried out by a column decoder 13. The memory cell array 11, the row decoder 12, the column decoder 13, and a read/write amplifier 14 are each divided into a number of banks corresponding to a number of banks of the memory cell array 11. As shown, for example, in FIG. 1, the memory cell array 11 includes eight banks BANK0 to BANK7.

Moreover, the semiconductor device 10 is provided with command/address terminals 21, clock terminals 23, data terminals 24, data mask terminals 25, and power supply terminals 26 and 27 as external terminals.

The command/address terminals 21 receive external C/A signals which may be address signals ADD and/or command signals COM input from outside the semiconductor device 10. The C/A signals from command/address terminals 21 are supplied to a command address input circuit 31, which provides address signals ADD, and command signals COM. The address signals ADD are supplied to an address decoder circuit 32 which supplies a row address XADD to the row decoder 12 and supplies a column address YADD to the column decoder 13. The row address XADD is also supplied to a refresh address control circuit 40.

The command signals COM are supplied to a command decoder 34 that generates various internal commands by decoding the command signals COM. Examples of the internal commands include active signals ACT, pre-charge signals Pre, read/write signals R/W, and automatic refresh signals AREF. The active signals ACT, pre-charge signals PRE, and refresh signals AREF are all supplied to the refresh address control circuit 40.

The active signal ACT may be a pulse signal which is activated when the command signal COM indicates row access (active command). When the active signal ACT is activated, the row decoder 12 of a specified bank address is activated. As a result, the word line WL specified by the row address XADD is selected and activated. The pre-charge signal Pre may be a pulse signal which is activated when the command signal COM indicates pre-charge. When the pre-charge signal Pre is activated, the row decoder 12 of the specified bank address and the word line WL specified by the row address XADD controlled thereby are deactivated.

The read/write signal R/W may be a pulse signal which is activated when the command signal COM indicates column access (read command or write command). When the read/write signal R/W is activated, the column decoder 13 is activated. As a result, the bit line BL specified by the column address YADD is selected.

Therefore, if the active command and the read command are input and if the row address XADD and the column address YADD are input in synchronization with them, read data is read from the memory cell MC specified by the row address XADD and the column address YADD. The read data DQ is output from the data terminal 24 to outside via a sense amplifier SAMP, a transfer gate TG, the read/write amplifier 14, and an input/output circuit 15.

On the other hand, a write operation is performed when the active command and the write command are input, and the row address XADD and the column address YADD are input in synchronization with them, and, write data DQ is input to the data terminal 24. The write data DQ is supplied to the memory cell array 11 via the input/output circuit 15, the read/write amplifier 14, the transfer gate TG, and the sense amplifier SAMP and is written to the memory cell MC specified by the row address XADD and the column address YADD.

The refresh signal AREF may be a pulse signal which is activated when the command signal COM indicates an auto-refresh command. Also, when the command signal COM indicates a self-refresh entry command, the refresh signal AREF is activated. The refresh signal AREF may be activated once immediately after command input, and thereafter may be cyclically activated at desired internal timing. Thus refresh operations may continue automatically. A self-refresh exit command may cause the automatic activation of the refresh signal AREF to stop and return to an IDLE state.

The refresh signal AREF is supplied to the refresh address control circuit 40. The refresh address control circuit 40 supplies a refreshing row address RXADD to the row decoder 12, thereby activating the predetermined word line WL contained in the memory cell array 11, thereby refreshing the information of the corresponding memory cell MC. Other than the refresh signal AREF, the active signal ACT, the row address XADD, and the pre-charge signal Pre are supplied to the refresh address control circuit 40. The refresh address control circuit may control a timing of a refresh operation, and may utilize more than one timing and/or more than one method to calculate the refreshing address RXADD. The refresh address control circuit 40 may be controlled to change details of the refreshing address RXADD, or may operate based on internal logic.

The refresh address control circuit 40 may selectively use one or more of the active signal ACT, pre-charge signal Pre, row address XADD, and/or refresh signal AREF to output the refreshing row address RXADD. The refresh address control circuit 40 may calculate and output an automatic refresh address based on an automatic refresh operation indicated by the refresh signal AREF. The automatic refresh address may be output at a frequency based on a frequency of the refresh signal AREF. The refresh address control circuit 40 may selectively output a hammer refresh address, instead of an automatic refresh address, as the refreshing address RXADD. The hammer refresh address may be based on characteristics over time of the row addresses XADD received from the address decoder 32 in response to C/A inputs 21. The refresh address control circuit may sample the current row address XADD to determine its characteristics over time. The sampling may occur intermittently, with each sample acquired based on a random or pseudo-random timing. The refresh address control circuit 40 may use different methods to calculate a hammer refresh address based on the sampled row address XADD.

External clock signals CK and /CK are input to the clock terminals 23. The external clock signals CK and the external clock signals /CK are mutually complementary signals, and both of them are supplied to the clock input circuit 35. The clock input circuit 35 generates internal clock signals ICLK based on the external clock signals CK and /CK. The internal clock signals ICLK are supplied to the command decoder 34, an internal clock generator 36, etc. The internal clock generator 36 generates internal clock signals LCLK, which control the operation timing of the input/output circuit 15.

The data mask terminals 25 are the terminals to which data mask signals DM are input. When the data mask signal DM is activated, overwrite of corresponding data is prohibited.

The power supply terminals 26 are the terminals to which power supply potentials VDD and VSS are supplied. The power supply potentials VDD and VSS supplied to the power supply terminals 26 are supplied to a voltage generator 37. The voltage generator 37 generates various internal potentials VPP, VOD, VARY, VPERI, etc. based on the power supply potentials VDD and VSS. The internal potential VPP is the potential mainly used in the row decoder 12, the internal potentials VOD and VARY are the potentials used in the sense amplifier SAMP in the memory cell array 11, and the internal potential VPERI is the potential used in many other circuit blocks.

The power supply terminals 27 are the terminals to which power supply potentials VDDQ and VSSQ are supplied. The power supply potentials VDDQ and VSSQ supplied to the power supply terminals 27 are supplied to the input/output circuit 15. The power supply potentials VDDQ and VSSQ are the same potentials as the power supply potentials VDD and VSS, respectively, which are supplied to the power supply terminals 26. However, the dedicated power supply potentials VDDQ and VSSQ are used for the input/output circuit 15 so that power supply noise generated by the input/output circuit 15 does not propagate to other circuit blocks.

FIG. 2 is a block diagram of a row decoder 200 according to an embodiment of the present disclosure. The row decoder 200 may be included in the row decoder 12 of FIG. 1 in some embodiments of the disclosure.

As shown in FIG. 2, the row decoder 200 is provided with a row activation timing generator 221, which receives the refresh signal AREF, the active signal ACT, and the pre-charge signal Pre and generates a state signal RefPD, a word-line actuation signal wdEn, a sense-amplifier actuation signal saEn, and a bit-line equalize signal BLEQ. The state signal RefPD is supplied to a multiplexer 222, which selects one of the row address XADD and the refreshing row address RXADD. An address XADDi selected by the multiplexer 222 is supplied to a row redundancy control circuit 223. If the word line indicated by the address XADDi is replaced by a redundant word line, a hit signal RedMatch is activated, and a row address XADDd1, which is a replacement destination, is generated. The addresses XADDi and XADDd1 are supplied to a multiplexer 224; wherein, if the hit signal RedMatch is not activated, the address XADDi is selected; and, if the hit signal RedMatch is activated, the address XADDd1 is selected. The selected address XADD2 is supplied to an X address decoder 225. The X address decoder 225 controls the operation of the word line indicated by the address XADD2, the sense amplifier corresponding thereto, an equalize circuit, etc. based on the word-line actuation signal wdEn, the sense-amplifier actuation signal saEn, and the bit-line equalize signal BLEQ.

FIG. 3 is a block diagram showing a configuration of a refresh address control circuit 300 according to an embodiment of the disclosure. The refresh address control circuit 300 may be included in the refresh address control circuit 40 of FIG. 1 in some embodiments of the disclosure.

As shown in FIG. 3, the refresh address control circuit 300 may include an address hammer detector 350 and an address selector 352. The address hammer detector 350 includes a sample circuit 341, a shift register 342, a NAND gate circuit 343, an AND gate circuit 344 and latch circuit 345.

The address hammer detector 350 may determine if a given address is considered to be a ‘row hammer address’ (or aggressor address). The address may be an address XADD currently being provided by an address decoder (e.g., address decoder 32 of FIG. 1) in response to an address ADD input to the device (e.g., on C/A terminals 21 of FIG. 1). The address XADD may be the row (wordline) component of the address ADD. The provided address XADD may change as new external addresses ADD are provided to the system. The address hammer detector 350 may have a sampling rate to sample (e.g., latch) the currently provided address XADD and save it for comparison with subsequently provided addresses. The address hammer detector 350 may intermittently (e.g., at random or pseudo-random timing intervals) sample a current address XADD being provided by the address decoder. The address hammer detector may compare the previously sampled addresses to the currently provided address XADD to determine if the current address has been sampled recently. The address hammer detector 350 provides an identified row hammer address addresses as row hammer address HitXADD1.

The address selector 352 may include a reference address generator 347, a cycle generator 348, an address scrambler 346, a multiplexer 349, and a NOR gate circuit 354. The address selector 352 accepts the output of the address hammer detector 350 and also the refresh signal AREF as inputs. The address selector calculates and selectively outputs a refreshing address RXADD based on these inputs. The address selector 352 may generate automatic refresh addresses Pre_RXADD in response to the refresh signal AREF. The address selector 352 may also selectively calculate hammer refresh addresses HitXADD2 based on an identified hammer address HitXADD1. The address selector 352 may provide hammer refresh addresses HitXADD2 resulting from different calculations. Which calculations are used to generate the hammer refresh address HitXADD2 may be based on, for example, an internal timing cycle. The different calculations may represent different relationships between hammer wordlines corresponding to the hammer address HitXADD1 and to refresh wordlines corresponding to the hammer refresh address HitXADD2. For example, the different relationships may be different physical relationships between wordlines corresponding to the addresses. In one embodiment, the address selector may calculate a first relationship where a refresh wordline corresponding to HitXADD2 is adjacent to an aggressor wordline corresponding to HitXADD1 and a second relationship where the refresh wordlines are non-adjacent (e.g., more distal from) the aggressor wordlines. Additional relationships may be used in other examples.

The address selector 352 provides one or more of these different calculated addresses as the refreshing address RXADD, which is then used to refresh corresponding locations of the memory. The address selector 352 may provide the automatic refresh address Pre_RXADD as the refresh address RXADD at a first rate. The address selector 352 may provide a first calculation of the hammer refresh address HitXADD2 as the refresh address RXADD at a second rate based on a number of times that the automatic refresh address Pre_RXADD was provided. The address selector 352 may provide a second calculation of the hammer refresh address HitXADD2 as the refresh address RXADD at a third rate based on a number of times that the first hammer refresh address HitXADD2 was provided.

The address hammer detector 350 includes a sampling signal generator 341 which generates a first sampling signal Si (or ‘Armsample’) in response to the active signal ACT, the pre-charge signal Pre, and/or an internal oscillator signal Int_Osc. The active signal ACT and the pre-charge signal Pre may be generated by the command decoder 34 in response to C/A signals and may indicate activation or deactivation of a memory location corresponding to a specific row address XADD. The internal oscillator signal Int_Osc may be a periodic signal output by an internal oscillator circuit (not shown) of the semiconductor device 10 of FIG. 1. The internal oscillator circuit may output Int_Osc in a regular pattern while the semiconductor device 10 is in an operational mode except for a power-down mode and a self-refresh mode. The internal oscillator circuit may be a part of the semiconductor device 10, or may be a separate component.

Referring back to FIG. 3, the sampling circuit 341 produces the first sampling signal S1 which may be used to indicate that a currently provided address XADD will be sampled. The first sampling signal S1 may be a binary signal which signals the shift register 342 to latch a current address XADD. The sampling circuit 341 may generate the first sampling signal Si at a rate intended to capture row hammer addresses. The row hammer address may be an address for a row of memory that is repeatedly accessed which may cause degradation in the storage of nearby memory rows. For example, the row hammer address may correspond to a row which is accessed a certain number of times within a set time period. The characteristics used to define occurrence of a row hammer (e.g., number of accesses, frequency of accesses, and/or duration of each access) may be chosen based on physical characteristics of the memory, such as the physical spacing between cells of the memory cell array 11. Row hammers may happen in different patterns (e.g., rapid access over a short period of time, slow access occurring over a long period of time, a single access with a long duration). The sampling circuit 341 may produce first sampling signal Si at a rate to capture a variety of row hammer patterns. The first sampling signal S1 may be generated at an intermittent and/or unpredictable rate, such as being generated at random or pseudo-random time intervals. The rate of first sampling signal Si may involve randomness to increase a probability of sampling different patterns of row hammer. The intervals between activations of the first sampling signal Si may, at least partially, depend on expected characteristics of a row hammer, a frequency of expected row hammer events, and/or a number of registers (depth) of the shift register 342. For example, if the shift register 342 has a greater depth, then the first sampling signal S1 may be activated less frequently, since there will be more sampled addresses available for comparison.

The rate of activations of the first sampling signal S1 may be varied based on rates of activations of command signals. The sampling circuit 341 may use the inputs ACT, Pre, and/or Int_Osc as a basis for controlling a rate of sampling signal S1 which captures different types of row hammer patterns. For example, if the inputs ACT and Pre are more frequently activated, that may indicate an increased chance that one or more addresses are being frequently accessed by the system. Thus, the sampling circuit 341 may increase a rate at which the first sampling signal S1 is generated in response to an increase in the rates of the ACT and Pre signals. Int_Osc may be used to detect addresses which have been kept active for a certain amount of time (e.g., in an ‘active standby’ mode). Since the internal oscillator signal Int_Osc is periodic and continuous over time, first sampling signal Si may intermittently be generated even when input signals ACT and Pre are less frequently active. Thus, the internal oscillator signal Int_Osc may allow for the first sampling signal S1 to be activated at a certain ‘baseline’ rate.

In one embodiment, the sampling circuit 341 may include a counter circuit and a pseudo-random generator which are clocked by the inputs ACT, PRE, and Int_Osc. An example of a sampling circuit that, in certain embodiments, may be used as the sampling circuit 341 may be found in U.S. Pat. No. 9,805,783, issued Oct. 31, 2017, the entire contents of which are disclosed by reference herein. By producing the first sampling signal S1 at random or pseudo-random timing based on input signals and an internal oscillator, a broad range of row hammer events may be detected without the need to track every current address XADD provided by the row decoder.

The shift register 342 may store a certain number of previously sampled addresses for comparison with a current address. The shift register 342 may latch current row addresses XADD in response to the sampling signal S1. The shift register 342 may be made of a number (n) of storage or latch circuits, such as flip-flop circuits (FF #1 to FF #n). In one example, the flip-flop circuits are arranged in a cascade fashion such that each flip-flop circuit (e.g., an i^(th) circuit FF #i) accepts an output of a previous flip-flop circuit (e.g., FF #i−1) as an input, and outputs to a subsequent flip-flop circuit (e.g., FF #i+1). The first flip-flip circuit is provided the current row address XADD. Each flip-flop circuit also has a clock node connected to the first sampling signal S1 provided by the sampling circuit 341. In this manner, the first sampling signal S1 may cause the shift register 342 to record the n most recent addresses which were being provided by the row decoder at each the n most recent first sampling signal S1 activations.

As an example of the operation of the shift register 342, the first flip-flop circuit FF #1 responds to the first sampling signal S1 being active and latches the current address XADD. A subsequent activation of the first sampling signal Si may cause the address XADD to be moved from FF #1 to FF #2, while a new address XADD′ is latched in FF #1. As the first sampling signal Si continues to be activated, the address XADD will eventually be moved into a final flip-flop circuit FF #n. When the first sampling signal Si is activated again, the address XADD may be discarded from the shift register. Other operations may be used in other examples.

The shift register 342 also includes a number of comparator circuits corresponding to each of the latch circuits. The comparator circuits may determine if a currently provided address XADD matches one or more of the addresses stored in the latch circuits. The comparator circuits are shown in the embodiment of FIG. 3 as exclusive OR (XOR) gate circuits, although other comparator circuits may be used in other embodiments of the disclosure. Each of the comparator circuits accepts the current row address XADD as first input, and an output of the corresponding storage circuit as a second input (e.g., comparator XOR3 may accept the current row address XADD and the address stored in flip-flop circuit FF #3 as its inputs). In this manner, the addresses latched in each flip-flop circuit of the shift register 342 may be compared to the current address XADD. The comparators may produce a signal Match to indicate that the current address XADD matches one or more of the addresses stored in the shift register 342. In one embodiment, each of the comparator circuits may output a low logic level if there is a match between the current address XADD and the address latched in the corresponding flip-flop circuit. The outputs of all of the comparator circuits may be provided as inputs to a NAND gate circuit 343, which outputs the signal Match. The signal Match is positive (a high logic level) when any of the inputs are at a low logic level (e.g., there currently provided address XADD matches at least one of the addresses stored in the shift register 342). Other methods of producing Match may be used in other examples.

The signal Match and the first sampling signal S1 are both provided to an AND gate circuit 344. When both Match and the first sampling signal S1 are active, the AND gate circuit outputs an active second sampling signal S2 (a high logic level). Activation of the second sampling signal S2 may cause a latch circuit 345 to store the current row address XADD. The stored address may then be output by the latch circuit 345 as a hammer address HitXADD1.

In this manner, the address hammer detector 350 monitors addresses XADD and outputs them as hammer address HitXADD1 when the current row address matches one of n recently sampled row addresses. The address hammer detector 350 may intermittently store addresses XADD based on a sampling rate which may be based on the rates of inputs ACT, Pre, or Int_Osc and/or may be random or pseudo-random. The address hammer detector 350 may store up to n recent addresses in this manner, compare them to the current address XADD, and store them as hammer address HitXADD1 in latch circuit 345. Because the address hammer detector 350 may records addresses in a random or semi-random manner, not all addresses that fit a set of row hammer criteria will necessarily be detected by the address hammer detector 350. However, the intermittent sampling also means that the higher the access rate of a given row (or the longer that row is activated), the higher the probability that a row hammer will be detected by the address hammer detector 350. Thus, the rate of the first sampling signal Si may allow for capture of all or a portion of expected row hammer addresses.

The address selector 352 is provided the hammer address HitXADD1 and the automatic refresh signal AREF as inputs. The address selector 352 may calculate and selectively output a refreshing address RXADD in response to these inputs. The refresh address generator 347 generates a refresh address Pre_RXADD based on the refresh signal AREF. The cycle generator 348 periodically outputs a first command signal Rhr or a second command signal RHRplusEn based on the refresh signal AREF. The address scrambler 346 calculates a hammer refresh address HitXADD2 based on the hammer address HitXADD1 provided by the address hammer detector 350 in response to the first and second refresh command signal Rhr, RHRplusEn. As previously described, the hammer refresh address HitXADD2 may be calculated in different ways. The calculation used to provide the hammer refresh address HitXADD2 may be based on the status of the first and second command signals. The address selector 352 outputs a refreshing address RXADD which is the refresh address Pre_RXADD or the hammer refresh address HitXADD2 based on the first and second refresh command signals Rhr, RHRplusEN. The refreshing address RXADD is provided to a row decoder, for example, row decoder 200 of FIG. 2 in some embodiments, so that a corresponding row of memory may be refreshed.

The address selector 352 includes a refresh address generator 347 which generates an automatic refresh address Pre_RXADD in response to the refresh signal AREF. The automatic refresh address Pre_RXADD may be part of a sequence of addresses to be refreshed as part of an automatic refresh operation. The refresh address generator 347 may update the current automatic refresh address Pre_RXADD to a next address in the sequence in response to the refresh signal AREF. The refresh address generator 347 is also provided the first command signal Rhr from cycle generator 348. When the first command signal is active, the refresh address generator 347 may be controlled to stop updating the automatic refresh address Pre_RXADD even if the automatic refresh signal AREF is active. As described herein, since the command signals indicate that a row hammer refresh operation is to be conducted instead of an automatic refresh operation, this allows the automatic refresh operation to be suspended while the row hammer refresh is carried out, and resumed when the command signals are not active.

The refresh cycle generator 348 determines if an automatic refresh operation or a row hammer refresh operation will occur. The refresh cycle generator 348 may also determine which row hammer refresh operation will occur. The refresh cycle generator 348 is provided the refresh signal AREF and selectively provides the first command signal Rhr and/or the second command signal RHRplusEn in response. As described herein, the first command signal Rhr may indicate a first row hammer refresh operation (e.g., refresh the rows adjacent to a row corresponding to HitXADD1). The second command signal RHRplusEn may indicate a second row hammer refresh operation (e.g., refresh rows non-adjacent to a row corresponding to HitXADD1). The second row hammer refresh operation may only be indicated when both the first and second command signals are active. As described herein, the refresh cycle generator 348 may periodically provide one (or both) of the first and second command signals in response to a rate of the automatic refresh signal AREF. The rates that the first and second command signals are provided may be different from each other.

The address selector 352 may also include an address scrambler 346, which calculates one or more addresses to be refreshed based on row hammer addresses identified by the address hammer detector 350 and which row hammer refresh operation is indicated by the refresh cycle generator 348. The address selector 352 may be provided the hammer address HitXADD1, the first command signal Rhr, and the second command signal RHRplusEn as inputs. The address scrambler may provide a hammer refresh address HitXADD2 in response to these inputs. The hammer refresh address HitXADD2 may be an address for a memory location (e.g., a wordline) that may be affected by repeated activation of the memory location corresponding to the hammer address HitXADD1. In other words, the hammer address HitXADD1 may be an ‘aggressor’ address, and the hammer refresh address HitXADD2 may be a ‘victim’ address. Different calculations may be used for generating different victim addresses as the hammer refresh address HitXADD2.

The address scrambler 346 may calculate the hammer refresh address HitXADD2 based on the hammer address HitXADD1. The address scrambler may employ different calculations based on the state of the first command signal Rhr and the second command signal RHRplusEn. In one example, a first calculation may be used when Rhr alone is active, and a second calculation may be used when both Rhr and RHRplusEn are active. The calculations may provide hammer refresh addresses HitXADD2 corresponding to wordlines which have a known physical relationship (e.g., a spatial relationship) with a wordline corresponding to the hammer address HitXADD1. The calculations may result in a single hammer refresh address HitXADD2 in some embodiments of the disclosure. The calculations may result in a sequence of hammer refresh address HitXADD2 in other embodiments of the disclosure. The calculations triggered by the first command signal Rhr may provide hammer refresh addresses HitXADD2 corresponding to first refresh wordlines of a memory with a first physical relationship to an aggressor wordline corresponding to the hammer address HitXADD1 and the second command signal RHRplusEn may provide hammer refresh addresses HitXADD2 corresponding to second refresh wordlines having a second physical relationship to the aggressor wordline.

In one embodiment, the first calculation triggered by first command signal Rhr causes the address scrambler 346 to output a pair of addresses which are adjacent to the hammer address HitXADD1 (e.g., HitXADD2=HitXADD1+/−1). The second calculation may be triggered by both first command signal Rhr and second command signal RHRplusEn being active, and may cause the address scrambler 346 to output a pair of addresses which are adjacent to the adjacent addresses of the hammer address HitXADD1 (e.g., HitXADD2=HitXADD1+/−2). Other calculations are possible in other example embodiments. For example, the first calculation may be based on a physical relationship with the hammer address HitXADD1, while the second calculation may be based on a physical relationship with the address(es) provided by the first calculation.

The address selector 352 may include a multiplexer 349 which accepts the automatic refresh address Pre_RXADD and the hammer refresh address HitXADD2 provided by the address scrambler 346 and outputs one of them as the refreshing address RXADD. The multiplexer 349 may select between the two refresh addresses based on the first and second command signals Rhr and RHRplusEn. For example, a NOR gate circuit 354 is provided the first and second command signals Rhr and RHRplusEn and an output is provided to the multiplexer 349 to control selection of providing the Pre_RXADD or HitXADD2 addresses as the refreshing address RXADD. The NOR gate circuit 54 outputs a low logic level if either or both of the first and second command signals Rhr, RHRplusEn is active (e.g., at a high level). The multiplexer 349 outputs the hammer refresh address HitXADD2 in response to that low logic level. Thus, the multiplexer 349 outputs the hammer refresh address HitXADD2 if either of the command signals indicating a row refresh is active, and outputs the automatic refresh address Pre_RXADD otherwise.

In this manner, the address selector 352 selectively outputs a refreshing row address RXADD, which may be used by the row decoder (e.g., row decoder 12 of FIG. 2) to refresh a given memory location corresponding to that address. The cycle generator 348 of the address selector 352 selectively activates the first command signal Rhr and the second command signal RHRplusEn to cause the address scrambler 346 to calculate a hammer refresh address HitXADD2 based on the hammer address HitXADD1 identified by the address hammer detector 350, and causes the address selector 350 to output it as the refreshing row address RXADD. The cycle generator 348 controls when a hammer refresh address HitXADD2 is calculated, and which calculations should be performed.

FIG. 4 is a block diagram of a refresh cycle generator 400 according to an embodiment of the present disclosure. The refresh cycle generator 400 may, in some embodiments, be used as the refresh cycle generator 348 of FIG. 3.

The refresh cycle generator 400 includes a shift register 482, a combination logic circuit 483, a counter circuit 481, and a second refresh cycle generator 484. The refresh cycle generator provides the first command signal Rhr and the second command signal RHRplusEn to determine which calculations will be used to generate a hammer refresh address HitXADD2 from a hammer address HitXADD1. The refresh cycle generator 400 may provide the first and second command signals at different rates. The refresh cycle generator 400 may provide the first command signal Rhr at a rate based on the rate of the refresh signal AREF. As described herein, the second refresh cycle generator 484 may provide the second command signal RHRplusEn at a second rate based on the rate of the first command signal Rhr.

In the example circuit shown in FIG. 4, the refresh cycle generator 400 may produce the first command signal Rhr in response to the refresh signal AREF being activated a predetermined number of times. The refresh signal AREF is provided to the shift register 482. The shift register 482 counts a number of times that the refresh signal AREF is activated. As shown, a NOR gate is used such that the shift register 482 only records a signal when the first command signal Rhr is not active. The counter circuit 481 determines a duration of the first command signal Rhr relative to refresh signal AREF. The counter circuit 481 uses the refresh signal AREF as a clock synchronization signal. The counter circuit 481 may have a switch to select between different durations. As shown, the counter circuit 481 may produce an RhrStop signal after two refresh signals AREF such that the first command signal Rhr lasts for a duration of two of the refresh signals AREF. The combination logic circuit 483 may produce the first command signal Rhr in response to the current state of the counter circuit 481 and the shift register 482. As shown, the refresh cycle generator may produce a first command signal Rhr after 4 activations of the refresh signal AREF, and the first command signal Rhr may last for two activations of the refresh signal AREF (e.g., the first command signal Rhr is provided at the activation of every 5^(th) refresh signal AREF, and stops being provided at the deactivation of every 6^(th) refresh signal AREF).

The refresh cycle generator 400 may also be provided with a power on signal Ponf. The power on signal Ponf is provided to the shift register 482 and to the counter circuit 481. The power on signal Ponf may be provided by the system (e.g., one or more components of the semiconductor device 10 of FIG. 1) to signal that the system has been powered on. The power on signal Ponf may be used to initialize the counter circuit 481 and the shift register 482 to a known value (e.g., ‘0’) such that the components of the refresh cycle generator 400 are synchronized at start up.

FIG. 5 is a block diagram of a second refresh cycle generator 500 according to an embodiment of the present disclosure. The second refresh cycle generator 500 may be used, in some embodiments, as the second refresh cycle generator 484 of FIG. 4.

The second refresh cycle generator 500 may generate the second command signal RHRplusEn in response to a number of activations of the first command signal Rhr. The second command signal RHRplusEn in combination with the first command signal Rhr may indicate that a second refresh operation is to take place, different than the refresh operation which is indicated by the first command signal Rhr alone. The first and second command signals may be produced at different rates. The rates at which the first and second command signals are produced may be determined based on the row hammer refresh operation they indicate. As an example, the first command signal Rhr may refresh a row which is adjacent to an identified row hammer and the second command signal RHRplusEn may refresh a row which is non-adjacent to the identified row hammer. In this situation, the adjacent rows may be expected to be more affected by a row hammer effect than the non-adjacent rows, and so Rhr may be produced more frequently than RHRplusEn. Other refresh operations may correspond to other rates of the first and second command signal in other examples.

As shown in the example circuit of FIG. 5, the second refresh cycle generator 500 may produce the second command signal RHRplusEn at a selected fraction of the number of activations of the first command signal Rhr (e.g., the second command signal RHRplusEn may be produced once for some number of activations of first command signal Rhr). The second refresh cycle generator 500 may output the second command signal RHRplusEn when the first command signal Rhr is also active. The second refresh cycle generator 500 includes a counter 586 and a ratio selector 588. The counter 586 may produce a count signal in response to a number of activations of the first command signal Rhr. The counter 586 may have a number of bits selected to correspond to a smallest selectable ratio between the signals. The ratio selector 588 accepts the count signals produced by the counter 586. The ratio selector 588 may accept a command signal (tmFz) to selectively change the ratio of the first and second command signals.

In the example circuit of FIG. 5, the second refresh cycle generator 500 outputs the second command signal RHRplusEn for every 8 or every 4 activations of the first command signal Rhr. The counter 586 is a 3-bit counter which increments each time the first command signal Rhr is activated. All three bits of the counter are provided to a first logic gate of the ratio selector 588, while only the two least significant bits are provided to a second logic gate of the ratio selector 588. The first and second gates may be AND gates, such that a positive signal is produced from the first gate when all three bits of the counter 586 are positive (e.g., the counter is providing a value of 7), and a positive signal is produced from the second gate when the two least significant bits are positive (e.g., the counter is providing a value of 3 or 7). The outputs of the first and second gates are provided to a multiplexer, which also accepts the command signal tmFz as a selector input. Based on the state of tmFz, the multiplexer either provides the output of the first or second logic gate. The ratio selector 588 also includes an AND gate which is provided the output of the multiplexer and the first command signal Rhr. The AND gate outputs the second command signal RHRplusEn when the output of the multiplexer and the first command signal Rhr are both positive. The second command signal RHRplusEn is provided to a pulse generator, which on a falling edge of the second command signal RHRplusEn provides a reset signal to the counter 586, which resets the counter to a value of 0. Thus, the input to the multiplexer of the ratio selector 588 determines whether second command signal RHRplusEn will be output once every 4 activations of the first command signal (when the output of the second logic gate is passed through the multiplexer) or once every 8 activations of the first command signal Rhr (when the output of the first logic gate is passed through the multiplexer).

FIG. 6 is a timing chart showing signals produced during operation of a refresh cycle generator according to an embodiment of the present disclosure. In some embodiments, the signals of the timing chart of FIG. 6 may be signals of the address refresh control circuit 300 of FIG. 3. The timing chart of FIG. 6 may be the operation of a particular address refresh circuit. In particular, FIG. 6 shows the timing of an address refresh control circuit 300 using the refresh cycle generator 400 of FIG. 4 and the second refresh cycle generator 500 of FIG. 5. Other address refresh circuits may receive and/or produce different patterns of the signals and/or different signals. The timing chart as shown displays the operation of a refresh control circuit which refreshes first victim rows at a first rate based off of the rate of a refresh signal AREF, and second victim rows refreshed at a second rate which is a fraction of the first rate. In this case, the first victim rows are a pair of rows adjacent to the row being hammered. The second victim rows are a pair of rows which are each adjacent to one of the first victim rows. Other circuits may employ other operations wherein, for example, neither set of rows are adjacent to the aggressor row.

The first two lines of FIG. 6 show a refresh signal AREF. The second line shows an expanded portion of the refresh signal AREF signal shown in the first line. The refresh signal AREF may be a sequence of pulses (e.g., from a low to a high logic level for a set duration). The refresh signal AREF may occur in a set pattern, at regular intervals in time. The refresh signal AREF may control an automatic refresh procedure, which refreshes a sequence of wordlines of a memory. As discussed herein, the refresh signal AREF may be used to trigger a cycle generator (e.g., cycle generator 348 of FIG. 3) to produce first and second command signals. As shown, some of the individual pulses have been labeled “1^(st) RHR” or “2^(nd) RHR” to indicate that a first or second row hammer refresh operation is being conducted instead of the automatic refresh operation during the period when that particular pulse is active.

The third line of FIG. 6 shows first command signal Rhr. As shown, the first command signal Rhr is a pulse which is produced in response to a certain number of activations of the refresh signal AREF. The first command signal Rhr may have a duration longer than the duration of each of the pulses of the refresh signal AREF. In this example, the first command signal Rhr indicates that rows adjacent to a row identified as a hammer row are to be refreshed (e.g., the refreshed addresses are the hammer address +/−1). In this particular embodiment, the refresh cycle generator 400 of FIG. 4 is used to produce the first command signal Rhr. The first command signal Rhr activates after four activations of the refresh signal AREF. Based on the shift register 482 of FIG. 4, the first command signal Rhr may activate along with the rising edge of every 5^(th) activation of the refresh signal AREF. Since two refresh operations (+1 and −1) are indicated by the first command signal Rhr, the first command signal may last for a duration of two pulses of the refresh signal AREF. The counter 483 of FIG. 4 may cause the first command signal Rhr to be deactivated along with a falling edge of every 6^(th) activation of the refresh signal AREF. When the first command signal Rhr is active, a first activation of refresh signal AREF will instead refresh a first adjacent address (“1^(st) RHR”), and the second activation of refresh signal AREF will refresh a second adjacent address (“2^(nd) RHR”).

The fourth line of FIG. 6 shows second command signal RHRplusEn. As shown, the second command signal RHRplusEN may activate after a given number of activations of the first command signal Rhr. In the embodiment of FIG. 6, the second command signal RHRplusEn may activate on the eighth activation of the first command signal Rhr (some previous activations of the first command signal Rhr are not shown) based on the counter 586 of FIG. 5. The second command signal RHRplusEn may have a duration equal to a duration of the first command signal Rhr due to the final AND gate of the ratio selector 588. When both the first and second command signals are active, a second refresh operation may be indicated. In this example, the first and second command signals together indicate that a non-adjacent row to an identified hammer row are to be refreshed (e.g., the refreshed addresses are the hammer address +/−2).

The fifth line of FIG. 6 shows first sampling signal S1 (ArmSample). The first sampling signal S1 may be a signal which is internal to a circuit which outputs the first and second command signals (e.g., address refresh control circuit 300 of FIG. 3). The first sampling signal S1 is activated in an intermittent fashion with random or semi-random timing intervals between activations. The first sampling signal Si may cause a current address to be sampled. The sampled addresses may be used to determine if a current address is a row hammer address HitXADD1. The row hammer address HitXADD1 may be provided when the first sampling signal Si is active.

The sixth line of FIG. 6 shows row hammer address HitXADD1. As shown, there are 3 different addresses A, B, and C which are each identified as a row hammer address HitXADD1 after being sampled by an activation of the first sampling signal S1. For purposes of this example, it may be assumed that each address A, B, and C had previously been sampled (e.g., the addresses are still stored in the latch circuit 342 of FIG. 3). Each of the three addresses may be provided as row hammer address HitXADD1 for a different period of time, based on the activations of the first sampling signal S1.

The seventh line of FIG. 6 shows row hammer refresh address HitXADD2. The hammer refresh address HitXADD2 is calculated in response to the first and second command signals Rhr, RHRplusEn based on the currently provided row hammer address HitXADD1. As shown, a row hammer refresh address is calculated for row hammer address ‘A’ when the first command signal Rhr is activated. Since only the first but not second command signals are activated at this point, a first refresh operation is carried out in which adjacent rows to the row corresponding to address A are refreshed, and A+/−1 is output as the hammer refresh address HitXADD2. An address corresponding to A+1 may be output during the refresh signal AREF pulse labeled “1^(st) RHR”, and an address corresponding to A−1 may be output during the refresh pulse labeled “2^(nd) RHR”.

When both the first and second command signals activate, the address C is the row hammer address HitXADD1, and a second refresh operation causes C+/−2 to be provided as the hammer refresh address HitXADD2. An address corresponding to C+2 may be output during the refresh signal AREF pulse labeled “1^(st) RHR”, and an address corresponding to C−2 may be output during the pulse labeled “2^(nd) RHR”. The irregular timing of the first sampling signal Si means that addresses A and C each have different refresh operations calculated, and address B has none. Various patterns and sequences of address refreshes may be provided based on the operation of the address refresh circuit.

The eighth line of FIG. 6 shows a counter signal Count<2:0> to determine when the second command signal RHRplusEn will activate. The counter signal may determine the rate at which the second command signal RHRplusEn is provided based on a rate of the first command signal Rhr. The counter signal may increase each time that the first command signal Rhr activates. As shown here, the counter is the three-bit counter 586 of FIG. 5 and the ratio selector 588 of FIG. 5 is set to accept the output of the first logic gate (which is positive only when all 3 bits of the counter are positive). When the counter reaches its maximum value (e.g., 7) the second command signal RHRplusEn is activated in addition to the first command signal Rhr. A falling edge of the second command signal RHRplusEn may reset the counter back to 0. Although not shown in the time window of FIG. 6, the counter signal Count<2:0> will then begin incrementing with each activation of the first command signal Rhr.

FIG. 7 is a flow chart showing a method 700 of generating multiple refresh addresses according to an embodiment of the present disclosure. In certain embodiments, the method of FIG. 7, may be implemented by the system 100 of FIG. 1. FIG. 7 includes block 710, which recites “Determining if a current address is an aggressor address, wherein the aggressor address corresponds to an aggressor wordline of a memory”. Block 710 is followed by block 720, which recites “Generating a first refresh address corresponding to a first refresh wordline of the memory”. Block 720 is followed by block 730, which recites “Generating a second refresh address corresponding to a second refresh wordline of the memory.” Block 730 is followed by Block 740 “Refreshing the first refresh wordlines at a first rate.” Block 740 is followed by block 750, which recites “Refreshing the second refresh wordlines at a second rate.”

Block 710 recites “Determining if a current address is an aggressor address, wherein the aggressor address corresponds to an aggressor wordline of a memory”. The current address may be an address which is currently being provided by an address decoder circuit (e.g. address decoder 32 of FIG. 1). The current address may change in time as different commands corresponding to different addresses are input to the circuit. The address may indicate activation (e.g., access) of a particular location in a memory, such as a row or wordline. Certain wordlines may be activated in such a way that they become aggressor wordlines (e.g., a wordline corresponding to a row hammer addresses) and negatively impact the data stored in other memory cells corresponding other addresses. The current address may be tracked over time to determine if the current address is a hammer address. As an example, addresses may be saved and compared against a current address to determine if the current address has recently been provided. Such addresses may be frequently accessed, and may cause degradation of other memory cells.

Block 720 recites “Generating a first refresh address corresponding to a first refresh wordline of the memory”. The addresses which are provided by the address decoder circuit may correspond to specific locations within a memory cell array (e.g., memory cell array 11 of FIG. 1). In this example, each address may be a row address which corresponds to wordline (row) of the memory cell. The method 700 may include determining refresh wordlines which are affected by the aggressor row. These affected wordlines may be determined based on a set relationship that the refresh wordlines have with the aggressor wordline. For example, the refresh wordlines may have a set physical relationship, such as a predetermined location, relative to the aggressor wordline. The first refresh wordlines may have a first physical relationship with an aggressor wordline corresponding to the aggressor address. The aggressor address and the refresh address (corresponding to the refresh wordline) do not have to share the same relationship that their respective wordlines share. For example, if the refresh wordlines are adjacent to the aggressor wordline, their respective addresses do not have to be directly adjacent in a sequence of addresses, as long as the relationships between their corresponding wordlines are known. Block 720 may involve calculating the refresh addresses based on a desired relationship between the wordlines.

Block 730 recites “Generating a second refresh address corresponding to a second refresh wordline of the memory.” The operation of the block 730 may be generally similar to the operation of the block 720 described herein. However, in block 730 second refresh addresses are generated which have a second physical relationship to the aggressor wordline. The second physical relationship may be a different physical relationship to the aggressor wordline than the first aggressor wordline. For example, the first refresh wordlines may be adjacent to the aggressor wordline, while the second refresh wordlines are non-adjacent to the aggressor wordline.

Block 740 recites “Refreshing the first refresh wordlines at a first rate.” The first refresh wordlines may be refreshed at a given rate. The rate at which the first wordlines are refreshed may be based on how much they are expected to be affected by the aggressor address. The first rate may be determined, at least in part, based on an access frequency of the aggressor address. The first rate may be determined, at least in part, based on a rate of a refresh signal. The first rate may be linked to a certain number of activations of the refresh signal.

Block 750 recites “Refreshing the second refresh wordlines at a second rate.” The second wordlines may be refreshed at a given second rate, which may be different from the first rate. The second rate may be based, at least in part, on how much the second wordlines are expected to be affected by the aggressor address. In some examples, where the second refresh wordlines are expected to be less affected than the first refresh wordlines, the second rate may be slower than the first rate. In some examples, the second rate may be a subset of the first rate, such as a fraction of the first rate.

The first and second refresh addresses may each be based off of a same aggressor address. The first and second refresh addresses may each be based off of different aggressor addresses if a new aggressor address is identified between generating the first refresh addresses and generating the second refresh addresses. If no aggressor address is detected, then a normal refresh operation may be carried out at a third rate, which may be faster than either the first or second rates. The normal refresh operation may be interrupted to allow for wordlines corresponding to either the first or second refresh addresses to be refreshed.

Of course, it is to be appreciated that any one of the examples, embodiments or processes described herein may be combined with one or more other examples, embodiments and/or processes or be separated and/or performed amongst separate devices or device portions in accordance with the present systems, devices and methods.

Finally, the above-discussion is intended to be merely illustrative of the present system and should not be construed as limiting the appended claims to any particular embodiment or group of embodiments. Thus, while the present system has been described in particular detail with reference to exemplary embodiments, it should also be appreciated that numerous modifications and alternative embodiments may be devised by those having ordinary skill in the art without departing from the broader and intended spirit and scope of the present system as set forth in the claims that follow. Accordingly, the specification and drawings are to be regarded in an illustrative manner and are not intended to limit the scope of the appended claims. 

What is claimed is:
 1. A method comprising: determining if a current address is an aggressor address, wherein the aggressor address corresponds to an aggressor wordline of a memory; generating a first refresh address corresponding to a first wordline of the memory, wherein the first wordline has a first physical relationship to the current aggressor wordline; generating a second refresh address corresponding to a second wordline of the memory, wherein the second wordline has a second physical relationship to the current aggressor wordline; refreshing the first wordline at a first rate; and refreshing the second wordline at a second rate.
 2. The method of claim 1, wherein determining if a current address is an aggressor address comprises sampling addresses and comparing the current address to the sampled addresses.
 3. The method of claim 2, wherein the sampling addresses occur at random or pseudo-random intervals.
 4. The method of claim 2, wherein the sampling addresses occur in response to a signal from an internal oscillator.
 5. The method of claim 1, wherein the first physical relationship comprises the first wordline being adjacent to the aggressor wordline, and wherein the second physical relationship comprises the second wordline being non-adjacent to the aggressor wordline.
 6. The method of claim 1, wherein the second word line is further from the aggressor wordline than the first wordline is.
 7. The method of claim 1, further comprising changing the current address to a second address and determining if the second address is a second aggressor address, wherein the first refresh address is generated based on the aggressor address, and the second refresh address is generated based on the second aggressor address.
 8. An apparatus comprising: an address hammer detector configured to determine if a current address is an aggressor address, wherein the aggressor address corresponds to an aggressor wordline of a memory; a refresh address generator configured to provide a first refresh address corresponding to a first wordline of the memory at a first rate, wherein the first wordline has a first physical relationship to the aggressor wordline, and configured to provide a second refresh address corresponding to a second wordline of the memory at a second rate, wherein the second wordline has a second physical relationship to the aggressor wordline; and a row decoder configured to refresh the first or the second wordline based on receiving the first or the second refresh address.
 9. The apparatus of claim 8, wherein the second wordline is further from the aggressor wordline than the first wordline.
 10. The apparatus of claim 9, wherein the first wordline is adjacent to the aggressor wordline.
 11. The apparatus of claim 8, wherein the address hammer detector is configured to sample the current address and determine if the sampled address is the aggressor address.
 12. The apparatus of claim 11, wherein the address hammer detector is configured to sample the current address a first time and determine a first aggressor address and sample the current address a second time and determine a second aggressor address, wherein the first refresh address is based on the first aggressor address, and wherein the second refresh address is based on the second aggressor address.
 13. The apparatus of claim 8, wherein the refresh address generator is configured to determine the second rate based on the first rate.
 14. The apparatus of claim 13, wherein the refresh address generator is configured to determine the second rate based on a selected fraction of the first rate, wherein a command signal is used to select the fraction.
 15. An apparatus comprising: a command address input circuit configured to provide a current address; a refresh control circuit configured to determine if the current address is an aggressor address associated with an aggressor word line and provide a refresh address associated with a refresh wordline based on the aggressor address, wherein the refresh wordline has a first physical relationship with the aggressor address or a second physical relationship with the aggressor address, and wherein the refresh control circuit is configured to provide the refresh address associated with the refresh wordline with the first physical relationship at a first rate and configured to provide the refresh address associated with the refresh wordline with the second physical relationship at a second rate; and a row decoder configured to refresh the refresh wordline based on the refresh address.
 16. The apparatus of claim 15, wherein the refresh wordline with the first physical relationship is adjacent to the aggressor wordline, and wherein the refresh wordline with the second physical relationship is not adjacent to the aggressor wordline.
 17. The apparatus of claim 16, wherein the refresh wordline with the second physical relationship is separated from the aggressor wordline by another wordline.
 18. The apparatus of claim 15, wherein the refresh control circuit is configured to count a number of times the refresh address is associated with the refresh word line with the first physical relationship and provide the refresh address associated with the refresh wordline with the second physical relationship when the count reaches a value.
 19. The apparatus of claim 18, wherein the value is selectable.
 20. The apparatus of claim 15, wherein the refresh control circuit is configured to sample the current address. 